We propose a method for dual supply voltage digital design to reduce energy consumption without violating the given performance requirement. Although the basic idea of placing low voltage gates on non-critical paths is well known, a new two-step procedures does it so more efficiently. First, given a circuit and its nominal single supply voltage, we find a suitable value for a lower second supply voltage that is likely to give the best advantage in power reduction. Besides, using the critical path timing constraint and a linear-time gate slack calculation we also classify gates into three groups. All gates in Group 1 can be simultaneously assigned the lower voltage. Any gate in Group 2 can be assigned the lower voltage but then gate slacks must be recalculated because the group classifications may change. No gate in Group 3 can be assigned the lower voltage. A second step then assigns the lower voltage to the largest possible number of gates using the gate classifications and imposing a topological constraint, preventing any low voltage gate from feeding into a higher voltage gate, thus avoiding the use of level converters. SPICE simulation of dual-voltage ISCAS'85 benchmark circuits using the 90nm bulk CMOS PTM (predictive technology model) shows energy savings of up to 60% with no increase in the original critical path delay and up to 70% with relaxed critical path delay.
INTRODUCTION
Increasing popularity of portable devices like smart phone, ipad, tablet and notebook has created an overwhelming demand for extended battery life and low power circuits. Power reduction techniques at various levels of abstraction are used in modern digital designs. These techniques include power gating, clock gating, multiple-supply voltages and multiple threshold devices. Our focus in this work is on computationally efficient algorithms for dual-supply voltage digital design.
Decreasing the supply voltage reduces power but results in reduced performance, requiring a trade-off between power consumption and circuit delay. The use of multiple supply voltages to reduce energy consumption is a commonly used technique for CMOS circuits. 7, 9, 10, 13, 16, 21-25, 34, 38, 40-43, 50 The dynamic power of a CMOS circuit is directly proportional to the square of its supply voltage 8, 37 and the underlying idea in this technique is to trade available timing slack off to reduce power. Generally, the gates on critical paths are kept at high supply voltage and those on non-critical paths are put to lower supply voltage, thus avoiding any specified timing violations. The slack of a gate is defined [21] [22] [23] [24] [25] as the difference between the critical path delay of the circuit and the delay of the longest path though that gate. Thus, each gate has its own slack and the gates with the same slack may fall on the same path unless there are multiple paths with equal delay. Also, a positive slack for a gate implies that the timing constraints are met, making any negative slack unacceptable. In this work we use a linear time slack analysis algorithm 25 to calculate gate slacks. This paper is organized as follows. Sections 2 and 3 outline the motivation contributions of this work. Section 4 provides three theorems that form the basis for the slackbased design in this work. Section 5 gives the algorithms for finding the value of a low voltage and its assignment to gates. Topological constraints are discussed in Section 6. Experimental results are given in Section 7 and we conclude with Section 8. See Section 1.
BACKGROUND AND MOTIVATION
Previous literature 46, 48 provides two ways of assigning a lower voltage in a dual-voltage design. The first algorithm 46 is called clustered voltage scaling (CVS). This method puts a topological restriction, referred to as topological constraint in our work, on the dual-voltage design. Accordingly, a low voltage gate cannot feed into a high voltage gate. The second method, extended clustered voltage scaling (ECVS) algorithm, 48 allows a low voltage gate to drive a high voltage gate with the inclusion of an asynchronous level converter. Both CVS and ECVS aim at utilizing the surplus timing slack in non-critical paths by applying a lower supply voltage to gates on those paths. This results in an overall reduction in the dynamic power.
Several other algorithms have been proposed for dual/multiple-voltage assignments modifying the CVS and ECVS ideas. Reference 47 describes a methodology to synthesize circuits for the CVS and ECVS structures and authors claim to improve power savings by up to 28% and 13% over the original CVS and ECVS, respectively.
Another paper 39 describes three algorithms for dual voltage design based on linear programming models. The first, PROUD, is essentially a linear programming model to minimize the power consumption. The second, PRHEUDENT, is a heuristic for reducing the computation time. The third algorithm numerically rounds a nonintegral delay to the next higher integer and uses PROUD for power minimization. All three algorithms use level converters.
Another technique that optimizes gate sizing, threshold voltage and supply voltage simultaneously using linear programming is discussed in Ref. [11] . In Ref. [24] , the authors use a mixed integer linear programming (MILP) technique to find a lower voltage V L , given a higher voltage V H , where both voltages are in the sub-threshold range. An ECVS type of method is used with multiple logic level gates interfacing the low and high voltage boundaries.
The complexity of these linear programming voltage assignment algorithms is often polynomial. Thus, we are motivated to propose a quadratic (closer to linear) time algorithm for dual-voltage assignment.
In contrast to many algorithms for assigning a given low voltage to the gates of a circuit, relatively few attempt to find the best value of the lower voltage. An often used low voltage V L is 70% of the high voltage V H . 6, 13, 28, 31, 37 However, some authors 9, 28, 43 suggest that the optimal value of V L for minimizing total power is 50% of V H . Authors in 51 assume that all gates initially have the lowest possible V L . Their procedure then increases the supply voltage of a group of paths having path delays greater than some given clock period, T c , and continues until no path has delay greater than T c . An additional 19.55% power savings were reported by this technique over the CVS method.
Published work also reports rules of thumb 13 for optimum voltage ratios in multiple-V DD circuits. Thus, for
where V th is the threshold voltage. For three supplies,
The authors claim 13 that these rules of thumb give supply voltages, which reduce power to within 1% of the theoretical minimum for an assumed triangle shaped path delay distribution. These results show that the power savings tend to saturate as the number of supplies is increased and also that the savings decrease as the supply voltage is scaled and when V th /V H is higher. Using the equation for two supplies, we get only one value of V L for all circuits. However, we observe that the V L resulting in the least power dissipation depends not only on V th and V H but also on the circuit topology and performance requirement.
Algorithms for finding an optimum V L for a given V H in dual voltage operation have also been reported. [21] [22] [23] [24] [25] One assigns a low voltage value to a group of gates based on a modified CVS algorithm and then calculates energy over a set of low voltages. The value of V L resulting in minimum energy is accepted. This algorithm requires the voltage assignment to gates to be done for each voltage value and is exhaustive in nature. We recognize that the lower voltage for minimum energy operation of a dual-supply design is dependent on the circuit topology and is not the same for all circuits. That motivated us to develop a new linear complexity algorithm to find a circuit specific value for V L .
UNIQUE CONTRIBUTIONS
We provide a method (Algorithm 1) to determine a lower supply voltage for maximizing the energy saving from a subset of gates that can be assigned the lower voltage without exceeding the given critical path delay. The complexity of this algorithm is linear, i.e., O(n), where n is the total number of gates in the circuit. This is because the voltage selection is based upon gate slacks that can be calculated in linear time. We then propose another method (Algorithm 2), which assigns the selected lower supply voltage to the largest number of gates in an iterative manner without violating the given critical path constraint. Gate slacks are recalculated in each iteration, resulting in a quadratic or O(n 2 ) complexity for this algorithm. However, in practice we observed that the computation time is closer to being linear. The quality and efficiency of the two algorithms is derived from proven results (Theorems I, II and III). An Parts of this work have appeared in a conference publication 3 and detailed experimental data are available in a recent thesis. 4 
THEOREMS FOR SLACK-BASED DUAL-VOLTAGE DESIGN
A dual voltage design begins with a specified clock period, T c , which requires that the critical path delay of the circuit must not exceed T c . Our method is based on three theorems that categorize gates of a given circuit based on their slacks. In this work the slack of a gate is defined [21] [22] [23] [24] [25] as the difference between the critical path delay and the delay of the longest path through that gate.
The following discussion is based on the construction shown in Figure 1 . For illustration this graph contains the gate slack data for the benchmark circuit c880 using 90 nm bulk CMOS predictive technology model (PTM) 1 with two supply voltages, a higher voltage V H = 1 2 V and a lower voltage V L = 0 49 V. A gate can be assigned any of these two voltages. Every gate is represented by a point whose abscissa is the slack and ordinate is the change in its delay if its voltage were to change from V H to V L . Figure 1 shows the slack data on the x-axis when all gates are assigned V H . Applications of this data will be discussed in later sections.
Suppose the delay of gate i is d i , which equals d hi when it is assigned V H and equals d li when it is assigned V L . The slack of gate i is computed as,
where LP i is the set of gates on the longest delay path through gate i and T c , as stated before, is the clock period that must not be less than the delay of any path in the circuit, when operated at supply voltage V H . Therefore, s i ≥ 0, for all i, is a feasibility condition for a clocked circuit. We refer to this as the positive slack constraint. 
Theorem I

Given two voltages
The V L assignment to gate i is feasible only if s li ≥ 0. Therefore, the present slack s hi must satisfy the relation:
Because (3) cannot be satisfied by a gate above the 45 line, s hi = dli − dhi, in Figure 1 , the statement of the theorem is proven.
Next, we define a delay ratio i for gate i:
and an upper bound on the gate delay ratio for the circuit as,
Theorem II
Any gate i whose slack, s i ≥ S u , where
can be assigned the lower voltage V L without violating the positive slack condition, independent of low voltage assignments made to any other gates with slack greater than S u .
Proof. The slack of gate i, as computed by (1) 
where the last inequality ensures the feasibility condition of the new slack being positive. From (1), we have
Substituting (8) in (7), we get
with S u given by (6) . Theorem II is thus proved. Figure 2 shows the slack S u as defined by (6) for ISCAS'85 benchmark circuits. The details of technology (90 nm CMOS), synthesis and analysis of these circuits are given in Section 7. The high voltage V H = 1 2 V and the slack boundary S u of (6), as used in Theorem II is shown by a vertical line in Figure 1 . The gates in region G on the right of the the S u line are defined as Group 1 gates.
The triangular region P in Figure 1 that is bounded by the slack = S u vertical line, the 45 line, and x-axis, defines Group 2 gates. According to (3), any single V H gate that lies below the 45 line in Figure 1 can be assigned V L without causing negative slack. However, Group 2 gates being on the left of the S u line do not satisfy the condition of Theorem II. The V L assignment to a Group 2 gate can potentially reduce the slacks of other Group 2 gates pushing them above the 45 o line. Typically, one may iteratively assign V L to a single gate and recalculate slack. 25 The result of the following theorem can speed up the iterative process. Case 1: Gates in P are on disjoint paths and slack reductions of gates do not influence each other. Therefore, the non-negative slack condition is,
Theorem III
All gates in a subset
Case 2: Slacks of all paths in P are determined by the same path LP i , i.e., x i = x j = x k = · · · , although y i = y j = y k = · · · , for i j k ∈ P . Now the delay of path LP i is increased by an amount y i + y j + y k + · · · , and the slack of each gate in P is reduced by the same amount. Hence, the non-negative slack condition is,
Note that the weaker condition 12 is subsumed by 13, which proves the theorem for the two boundary cases. All other cases will lie in between these two cases.
SLACK-BASED ALGORITHMS FOR DUAL-VOLTAGE DESIGN
Estimated Energy Saving
The estimated energy saving for a circuit is computed as:
where n is the total number of gates in the circuit, N is the number of gates in low voltage V L , and V H is the higher supply voltage. The energy consumed by the circuit at V H is proportional to nV 2 H and the energy consumed by the circuit in dual voltage design will be proportional to
We define energy saving ratio as Figure 3 shows how the energy saving per gate, which is
, varies with V L . The figure also shows the variation of the number of gates P + G below the 45 line from the "delay increment versus slack" graph, and the number of Group 1 gates G whose slacks are greater than S u . We see that as V L gets closer to V H , the energy saving per gate decreases even though the numbers of gates in Groups 1 and 2 continue to increase. Hence, we need to find a trade-off to obtain an optimum value of V L for maximum energy saving.
Algorithm 1
Given a gate level netlist with specified gate delays and a supply voltage V H , the following algorithm finds a second lower supply voltage V L for dual voltage low power operation. For the voltage interval between the threshold voltage V th and V H we select values V Li at closely spaced intervals. We estimate all gate delays at V Li ∈ V th V H . Then carry out the following steps:
Step 1: Use an O n slack calculation algorithm proposed in Refs. [21] [22] [23] [24] [25] to find out the gate slacks for the given circuit at voltage V H . The slack computation also finds the critical path delay for the circuit. The clock period T c . used for slack calculation, can be set to any value that equals or exceeds the critical path delay, depending on the performance requirement of the circuit. Carry out Steps 2 and 3 for all V Li ∈ V th V H :
Step 2: Classify gates into Groups 1, 2 and 3 as described in Section 4 (also see Figure 1 ).
Step
Similarly, the dynamic energy when all gates in Groups 1 and 2 were to be assigned low supply voltage is proportional to,
The maximum possible energy saving from Groups 1 and 2 from dual voltages, V Li and V H , is estimated as,
Step 4: Select the voltage V L as that V Li for which E save_est_i is maximum. This is given as optimal value for V L . Note that in Algorithm 1 we assumed that all Group 2 gates could have low voltage. While that is true for many gates it is not so for all. The optimistic assumption allows us to quickly estimate E save_est_i for V Li without actually assigning voltages to gates as will be done by Algorithm 2 described next. Thus, Algorithm 1 selects a V L with highest potential to save energy. Experiments in Section 7 will verify this strategy.
In Algorithm 1, gate slacks are computed only once for V H assigned to all gates. Gate delay increments d l − d h are computed for all gates and for each value V Li to repeatedly obtain Group 1, 2 and 3 classifications. Since the number of voltages V Li in the range V th V H need not grow with the number of gates in the circuit, the complexity of this algorithm is based upon slack calculation at a single voltage, V H . This complexity is linear, i.e., O n for n gates in the circuit. [21] [22] [23] [24] [25] 
Algorithm 2
Having found an optimum value of V L from Algorithm 1, Algorithm 2 assigns this low voltage to largest number of gates in the given circuit (specified by netlist and gate delays), such that no gate has a negative slack.
Step 1: Initially assign all gates to high voltage V H . Calculate all gate slacks and the slack threshold S u (Eq. (6)) if not already available from Algorithm 1. Classify gates into Groups 1, 2 and 3. Note that the three regions in the graph in Figure 1 remain unchanged throughout this algorithm. Delay increments also remain unchanged. Therefore, only gate slacks will be repeatedly calculated.
Step 2: Assign V L to all Group 1 gates. Theorem II mandates that no negative slack occurs by this voltage assignment.
Step 3: Check topological constraints (see Section 6), i.e., if any V L gate is driving a V H gates, then change it to V H . Recalculate slacks and reclassify gates into groups.
Step 4: Using the levelized netlist of the circuit, starting from the primary outputs, select a set of V H gates from Group 2 satisfying the condition stated in Theorem III and assign them the low voltage V L .
Step 5 (similar to Step 3): Check topological constraints, i.e., if any V L gates is driving a V H gates, change it to V H . Recalculate slacks and reclassify gates into groups.
Step 6: Repeat Steps 4 and 5 until all V H gates in Groups 1 and 2 have a topological constraint, i.e., they are feeding into other V H gates.
Algorithm 2 iterates on the Group 2 gates whose number is proportional to all gates in the circuit. Each iteration uses a linear time slack calculation algorithm. Thus, its worst-case complexity is quadratic, i.e., O n 2 for n gates in the circuit.
TOPOLOGICAL CONSTRAINTS
In a multi-voltage design, when a lower voltage signal feeds into a higher voltage gate, the operation of the latter requires a careful examination. Because of lower driving input (typically when the input signal is logic 1), the high voltage gate may have higher leakage and a noisy output. To remedy the situation, if level converters are used, then their delay and power overheads must be accounted for in the dual-voltage design. In the present work, we avoid the use of level converters by not allowing a low voltage gate to feed into a high voltage gate. This condition is termed as topological constraint and its choice is justified in this section.
According to Theorem II, all Group 1 gates (G in Figure 1 ) have slacks greater than S u and they can be simultaneously assigned the lower supply voltage because such assignment will not cause negative slack for any gate. The proof of Theorem II considers the entire longest delay path from primary input to primary output for a Group 1 gate. It is found that when all gates on this path are assigned to low voltage no gate in the entire circuit will have negative slack. This is a pessimistic condition because, in general, the longest path can also have gates that do not belong to Group 1 and hence will not be set to low voltage. When all gates on a input to output path belong to Group 1 they can all be set to low voltage without violation the topological constraint. However, when a path only partially contains Group 1 gates, there are instances where some Group 1 gates cannot be assigned the low voltage due to the topological constraint as following examples illustrate.
Figures 4 and 5 show paths between primary inputs (PI) and primary outputs (PO). Each block is a gate with some delay. In both figures, suppose the slack of N1 and N2, controlled by the shorter four-gate path, is less than S u and so these gates belong to Group 1. Gates N3 through N7 are on a longer five-gate path, giving them a lower slack, which excludes them from Group 1. By Theorem II, only N1 and N2 can be simultaneously assigned to a lower voltage without causing a negative slack for any gate.
Next, considering the topological constraint that forbids a low voltage gate from feeding into a high voltage gate, Group 1 gates N 1 and N 2 will be assigned low voltage only in Figure 4 but not in Figure 5 (see Step 3 of Algorithm 2).
Suppose gates N3 through N7 belong to Group 2, i.e., some of them, though not all, can be assigned to low voltage in Steps 4-6 of Algorithm 2. Considering that the topological constraint is not violated if we select gates starting from a primary output, Step 4 uses an output to input strategy. In Figure 5 if N 7 and N6 get assigned to low voltage then Group 1 gates N 1 and N 2 also become eligible for low voltage in Step 6.
When dual-voltage combinational blocks using topological constraints have to be interfaced with other combinational blocks operating at higher supply voltages, level converting flip-flops and buffers are used at the inputs and outputs of a dual-voltage block to account for the changed logic levels. The design of level converting flip-flops is studied widely. Interested readers can refer to. 14, 17, 26, 33, 35, 36, 45 The restrictions on the circuit topology can be lifted by using a level converter at the interface where a low voltage gate has a high voltage gate at its fanouts. Many level converter designs have been proposed. 5, 12, 15, 17-20, 27, 29, 30, 32, 44, 49 A recent study 4 shows that the use of level converters is associated with delay and energy overheads and in many cases can reduce the possible energy saving. For circuit structures like c880, when we used Algorithm 2 but allowed level converters by removing topological constraints, we found that the energy savings were only 48.45%
4 as compared to 58.29% with the topological constraint (see Table II ). For c6288 circuit, we found that the energy saving increased to 7.82% with level-converters as compared to 3.26% with topological constraint. 4 In general, benefits of topological constraint versus level converters are highly circuits dependent. The circuit of Figure 6 is a case for the former. Gates N 1, N 2 and N 3 form the critical path because N 2 has a large delay due to fanouts. Gates N 4, N 5 and I3, being on a near critical path, have small slacks and cannot be assigned low voltage. Gates N 6, N 7, I1 and I2 are in low voltage. Only I4 has large slack but must keep high voltage because of topological constraint. If we were to use level converter, only gate affected is I4 though it is doubtful whether the benefit of low voltage assignment to I4 will offset the power and delay penalties of the level converter.
Next, consider the circuit of Figure 7 , where there is one critical path (N 1 through N 6) and many shorter delay paths that feed into the critical path. Very few low voltage gates such as I1 and I2 satisfy the topological constraint. Most other low voltage gates (I3, I4, I5, N 7 and N 8) can only be assigned low voltage if level converters LC1 and LC2 are inserted. Note that the delay and power overhead of each level converter must be balanced against the benefit it provides. Thus, LC1 that provides power saving only due to one gate I3, may not be useful. Consider the chain of inverters shown in Figure 8 . We simulated this circuit using Synopsys HSPICE program, 2 with voltages V 1 and V 2 as 0.4 V, 0.6 V, 0.8 V, 1.0 V and 1.2 V. A 1 GHz 50% duty-cycle clock was applied at the input and a capacitance of 6fF, equivalent to four inverters, was used as the load at the output. The results for 90 nm PTM 1 are presented in Figure 9 . It reports the total energy consumption and delay for the circuit at various values of V 1 and V 2 .
The energy values shown in the diagonal squares are for V 1 = V 2 and correspond to single voltage operation. The values in the lower triangle are for V 1 > V 2 , i.e., when a higher voltage gate is feeding a lower voltage gate. The upper triangle represent gives operation when V 2 > V 1 , i.e., when a low voltage gate feeds a high voltage gate. We observe that the delay measurement in two of the top cells fails as shown by an infinite delay for large voltage. For all cases above the diagonal, although logic 1 level matched higher supply voltage, logic 0 levels for the five inverters near the output were higher than ground. That produced significantly higher leakage. This indicates the necessity for level conversion at the voltage boundary. However, the designs of such devices are still evolving and problems with their performance have been reported. Especially, their performance in terms of power and delay overheads deteriorates as the difference between the two voltages increases, i.e., when they are needed most.
For all cases where a high voltage gate feeds a low voltage gate, energy savings are seen. These results demonstrate the effectiveness of using a suitable topological constraint. 
EXPERIMENTAL RESULTS
We used ISCAS'85 benchmark circuits for experiments. Our circuits were synthesized using a small set of 90nm standard cells consisting of inverter, INV, twoinput NAND gate, NAND2, three-input NAND gate, NAND3, and two-input NOR gate NOR2. The cells were characterized for 90 nm bulk PTM 1 CMOS, 0.3 V threshold voltage and room temperature using Synopsys HSPICE program. 2 For supply voltages ranging from 0.4 V to 1.2 V in 0.01 V steps, cell delays and output node capacitance data were tabulated for output fanout load varying from 1 to 4 inverters. This cell data allowed us to obtain the delay of each gate in a dual-voltage circuit for logic simulation, which would determine the number of signal transitions at each node (gate output) for given stimuli. Dynamic energy consumed by a gate is then computed as the product of its output transitions, output capacitance, supply voltage squared, and 0.5. Each circuit was simulated in HSPICE with 100 randomly generated input vectors to determine the average node activity i for all nodes i, to be used for actual energy calculation from simulation.
Node capacitances C i for all nodes were also extracted for actual energy calculation from simulation.
For V H = 1 2 V, Algorithm 1 was used to determine V L for each ISCAS'85 benchmark circuit. Table I gives the result and the estimated energy saving computed from Eq. (14) with number of low voltage gates as the sum of Group 1 and 2 gates. For comparison, the table also gives energy saving corresponding to V L = 0 7V H and V L = 0 5V H , two values suggested in the literature. It is observed that the expected energy saving is larger for most circuits when we use V L given by Algorithm 1.
As pointed out in Section 5 Algorithm 1 selects V L using an optimistic assumption that all Group 1 and 2 gates could be assigned low voltage. In reality, this depends upon circuit topology. To justify the assumption, we examine two cases. A circuit c880, which has fewer long paths and can be optimized to obtain a considerably high energy saving. Another circuit c1355, which has a large number of paths with delays close to that of the critical path and is difficult to optimize. Figures 10 and 11 show the energy as a function of V L for dual voltage designs of c880 and c1355, respectively, where V H = 1 2 V. The energy was calculated as follows:
where i is the average activity and C i is the capacitance of the ith node, p is the number of gates in high voltage and q is the number of gates in low voltage after voltage assignment by Algorithm 2. We set V L to successive values between the threshold voltage and 1.2 V and find the energy saving in each case for c880 and c1355. From these graphs, V L for minimum energy is 0.5 V for c880 and 0.7 V for c1355. We observe that these values are close to optimum V L values obtained from Algorithm 1 as reported in Table I , which are 0.49 V and 0.77 V, respectively.
In Table II (14) . Note that the saving estimate of Eq. (14) is optimistic because all Group 2 gates are assumed to be in low voltage when in reality only a subset of those are assigned low voltage by Algorithm 2. Still in some cases, such as c880, the actual saving is greater. One possible reason is the reduction of glitches in the dual voltage circuit due to near balancing of paths.
The last two columns of Table II give results of a previously published slack-based algorithm 23 that also uses topological constraints but, as discussed in Section 4, the proposed algorithm provides higher energy saving and lower computation complexity. In Figure 13 , there are some low voltage gates below the 45 line, i.e., in Groups 1 and 2. These are gates with very large initial slack. A few high voltage gates (red triangles) still lying below the 45 line are the gates that could not be assigned low voltage due to topological constraints imposed by Algorithm 2. Also, we can see a few triangular markers (in red) to the right of S u line. These are again the gates that cannot be put in low voltage due to topological constraints, but have slacks greater than S u , as explained in Section 6. In the results described thus far, we used a clock period T c that was equal to the critical path delay of the all-V H circuit. In general, greater energy saving is possible if the circuit is slowed down. Next, we apply Algorithms 1 and 2 to ISCAS'85 benchmark circuits allowing a 5% increase in the clock period T c .
The results are shown in Table III . We note that Algorithm 1 now selects a higher values for V L but Algorithm 2 assigns V L to a larger number of gates providing higher overall energy saving. For example, consider c880 in Table III . Algorithm 1 gives V L = 0 67 V, which is assigned to 344 out of 360 gates, providing 69.79% actual energy saving. In comparison, when T c is not to exceed the all-V H critical path delay, Table II has V L = 0 49 V assigned to 213 gates, with an actual energy saving of 58.29%. CPU times in tables are comparable. Figures 14 and 15 show delay increment versus slack graphs for the initial and final slacks, respectively, for c880 circuit when clock period T c is 5% longer than the critical path delay of the all-V H circuit and V L = 0 67 V. In Figure 14 all gates are assigned V H = 1 2 V. Comparing with Figure 12 , slacks are increased and S u , now 293 ps, is lower. This puts larger number of gates in Groups 1 and 2, and fewer in Group 3. From the graphs it can be seen that the slacks of the gates have moved towards the right due to increased critical path delay, which in turn increases the gate slacks. Also, the final number of gates in high voltage is lower, which can be seen by the reduced density of triangle-shaped (red) dots. Although not obvious from graphs, Figure 15 has 344 V L gates as compared to 213 gates in Figure 13 .
CONCLUSION
This work introduces two new algorithms for dual voltage design. Given a voltage V H , the first algorithm finds an optimal voltage V L using an O n algorithm (for n gates) to compute the slacks of all gates. The second algorithm determines a set of gates that can be assigned V L without violating the positive slack constraint. The gates are divided into groups based on their slack and the delay increase due to the lower voltage. Energy savings of up to 60% were observed by this method. Also, the results are obtained at lower CPU times than the previously published results. 23, 28 Here we use the O n complexity slack calculation algorithm iteratively. If we put one gate at a time to low voltage the complexity of this algorithm will be O n 2 . In practice, it is observed to be close to linear time. This is because we take groups of gates at a time for low-voltage assignment.
The first algorithm searches for a voltage V L in the range between the threshold voltage and a given supply voltage V H . Efficient search algorithms, e.g., binary search, etc., can be explored in the future.
The second algorithm uses topological constraints producing a dual-voltage design that does not use level converter. Alternative algorithms that do not impose topological constraints are possible. These must account for the delay and energy consumption of the specific type of level converters used in the design. 4 
